Abstract -A current-mode delta-sigma modulator is presented for electrochemical sensor arrays utilizing a Current Conveyor and a Current Controlled Oscillator (CCO). Second order noise shaping is achieved although a very simple topology is used with only one integrator. The impact of oscillator non linearity is kept low thanks to a pseudo-differential design.
INTRODUCTION
Sensor arrays with in-sensor-site AID conversion are used in imaging, biochemical sensing, and further application areas [1] [2] [3] [4] [5] . Many of them operate under the boundary conditions of low frequency input signals, curr ent-domain signal representation, and limited area per sensor site. In this context, Delta-Sigma (�L) ADCs are attractive, since at low-frequency input signals they can be operated at high oversampling ratios translating into high resolution in spite of only moderate clock frequencies. Moreover, the moderate requirements of �L ADCs concerning their analog circuit blocks allow the realization of the entire circuit within comparably small sensor site areas.
In applications as described above, oscillator-based -and in particular current-controlled oscillator-based -AID conversion principles offer advantages like small area, low power consumption, and good responsiveness to small signals. Furthermore, oscillator-based quantizers provide high immunity to external noise [6] and suitability for low supply voltages [7] . Both properties make Current-Controlled Oscillators (CCOs) suitable to be integrated within arrays with relatively small sensor site pitches, where the supply voltage may vary from site to site and decrease towards the center or the edges of the array because of IR voltage drops on the power supply net. Whereas these boundary conditions make CCOs excellent candidates to implement the �L conversion principle in sensor arrays, current-mode circuits moreover 978-1-4799-4994-6/14/$31.00 ©2014 IEEE exhibit a good performance regarding bandwidth and power consumption.
In this work we present a current-mode �L modulator topology which is highly suitable for sensor array operation. The proposed structure is designed on system-level, modeled, and investigated by means of simulation. Furthermore, the effects of oscillator non-linearity and clock jitter are studied. The modulator resolution is considered under the condition of 10 kHz bandwidth at 5 MHz sampling frequency, which corresponds to an oversampling ratio equal to 256.
II.

BACKGROUND
A. Current Controlled Oscillator
A CCO converts an input current into a frequency. The CCO output frequency as well as its phase depend on its free running frequency tc' on its gain Kc' and on its input current i(t). In this work we focus on the oscillator output phase 8cco, which can be written as [8] :
Practical CCOs, however, suffer from non-idealities, namely non-linearity, which will be considered later.
B. Current Coveyor
Due to the advantages of current-mode circuits like higher gain-bandwidth product compared to op-amp circuits operated with signals in the voltage domain, low-voltage capability, and low-power consumption, the Current Conveyor II (CCII) approach is attractive for analog signal processing purposes [9] .
There, current is conveyed between two terminals with significantly different impedance levels. The current conveyor as such is a three terminal device: A voltage applied to a first input terminal Y appears on the second input terminal X, while zero current flows through Y, which thus represents a high impedance node. The current flowing through X is conveyed to the output Z. As the current through Z can flow in both directions, two types of CClIs can be distinguished, a positive one (CCII+) and a negative counterpart (CCII-), respectively [9] . 
III. BLOCK-LEVEL DESIGN AND MODELING
To study the feasibility of the proposed ADC topology, the functionality of each circuit involved is modeled. However, an in-depth study and the exploration of the performance potential also require the consideration of the main non-idealities. For this purpose a block-based model with configurable non-ideal characteristics is elaborated.
A. Integrator Model
The Dual Output CCII (DOCCII) is able to deliver a positive and a negative output current ( Fig. 1 ) , which is exploited to realize a pseudo-differential configuration. The DOCCII-based integrator model is shown in Fig. 2 [9] . One of the main characteristics of the CCO is the conversion gain Kp which stands for the ratio between output frequency and input current. Ideally, the CCO gain should remain constant over its whole dynamic range. Unfortunately however, the CCO gain in the real world is a non-linear function of the input signal leading to second, third, and higher order harmonics in the phase output. Consequently, the SNDR at the oscillator output and thus also at the output of the entire ADC is reduced. On the other hand, the inherent Sinc filter in the oscillator phase output attenuates higher order terms [9] . This Sinc filter function appears thanks to the integration property of the oscillator and results from the integration of a sinusoidal input signal.
The calculated attenuation for the 4 1h harmonic already reaches 54 dB, so that a suitable CCO model is achieved taking into account only the 2n d and 3r d harmonic. Consequently, the CCO gain is modeled as a 3r d order function:
The coefficients included in the model are calculated using the optimization toolbox in MA TLAB ® . To verify the amount of non-linearity, the gain function is swept over the dynamic range and the non-linearity is calculated according to [8] :
There, f x is the real output frequency where maximum deviation from the ideal value is obtained, while fma x and fmin are the boundaries of the frequency range of interest.
2) Quantization method
Quantization of the oscillator output can take place in the time-or in the frequency-domain. In our circuit the latter method is chosen, since it leads to a noise shaped output signal [11] . This choice implies the requirement:
where felk is the sampling clock frequency and feeo.ma x is the maximum oscillation frequency, respectively. In this case the quantization principle is based on the detection of a transition of the oscillator output during the sampling time window. This task is accomplished by a simple digital circuit (cf. Fig. 3 ) consisting of two D-flip flops and a XOR-gate, a so-called Frequency-to-Digital Converter (FDC) [12] . 
IV. ADC TOPOLOGY
The basic ADC consists of an oscillator followed by a counter [11] . The analog information is converted to the time and hence to the frequency domain, so that the resulting signal is of digital nature (when considered in the voltage domain) and can be easily post-processed. Unfortunately, an open loop configuration as described above is very sensitive to oscillator non-idealities, especially the oscillator non-linearity [13] . For that reason we chose a closed loop configuration and integrate the oscillator output signal in a llL-modulator. As a reference point for the following discussion we consider an (ideal) classic 1st order llL-modulator using one integrator followed by a comparator. It reaches an SNR of approximately 70 dB at an oversampling ratio of 256. In this work, we operate a CCO based quantizer in a simple llL modulator and optimize its topology to enhance the resolution and to ensure high stability and low sensitivity to non-linearity.
A. Single-ended CeO-based .12-modulator A 2n d order noise shaping is obtained if the comparator in the 151 order modulator is replaced by a CCO-based quantizer as shown in Fig. 4 [11, 13 ].
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I-----r--O(out) Fig. 4 . Single-ended CCO-based Ll2:-modulator with 2n d order noise shaping despite using a single integrator only.
B. Pseudo-diff erential topology
Though the feedback decreases the impact of non-linearity on the modulator resolution, non-linearity is still one of the main limiting factors. A way to mitigate the effect of non linearity is to increase the integrator gain [13] in order to reduce the quantization noise in the signal-band. A further way to reduce non-linearity is to use a pseudo-differential structure, which cancels out the even harmonics [6] . The combination of this measure with feedback leads to the pseudo-differential L1� modulator presented in Fig. 5 . The integrator is realized on the basis of a CCII with differential outputs. Each output is connected to an independent oscillator whose outputs are fed into a digital subtractor. 
V.
TRANSISTOR-LEVEL IMPLEMENTATION
The circuit is designed on transistor level and simulated in a 180 nm standard CMOS technology.
A. DOCCll-based integrator
The DOCCII shown in Fig. 6 is based on a miller opamp topology. The complementary current signals are generated by adding a current mirror to the original CCII.
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Fig. 6. Dual Output Current Conveyor II (DOCCII).
B. CCO
The relaxation oscillator reported in [14] and illustrated in Fig. 7 is suitable for low supply voltage operation. It is designed such that its oscillation frequency does not exceed 2.5 MHz at maximum input current. Its operation principle is based on the integration of the input current on the capacitors C until Vmtl (when VOll12 is low) or Vml2 (when VOlltl is low) reaches the respective inverter's threshold voltage and the latch state changes. Since the oscillator allows only one current direction, an offset current is needed to ensure proper operation of both quantization paths. 
C. Current Steering Feedback DAC
The DAC is realized using cascode current mirrors. Cascode Transistors as well as operating the switches by means of low swing signals reduce the switching artifacts.
VI. SIMULATION RESULTS
The performance improvements expected from the presented L1� modulator are investigated by simulation on system-level. For this purpose, different simulations are performed using Verilog-A block modeling and Spectre. As input signal, a sinusoidal current with 1 kHz frequency and a 5 MHz clock signal are chosen. The chosen band of interest is 10 kHz motivated by the typical applications mentioned before.
The ideal single-ended L1� modulator achieves a second order noise shaping with an SNDR of about 93 dB. Further simulations with different levels of oscillator non-linearities (Table I) reveal severe performance degradation. For example, 2% oscillator non-linearity decreases the resolution to 72 dB. The impact of the 2n d and 3r d harmonic for this case are highlighted in Fig. 8 . Also the effect of jitter is considered. E.g. at 1% clock jitter (3cr value referred to the clock period time), the performance of the pseudo-differential modulator is about 15 dB better thanks to the extra feedback level. In the output spectrum of the non-ideal pseudo-differential �L modulator with l. 5 bit feedback, the 2n d hannonic disappears. Fig. 9 shows that this structure cancels the even harmonics as expected. An SNDR of 92 dB is still reached at 2% of oscillator non-linearity. Even with 5% non-linearity, this structure still has a resolution of about 72 dB.
The transistor-level circuit described in section V achieves an SNDR of 94 dB and consumes 22 /-l W at a supply voltage of 1.8V. Table II compares the performance of the proposed modulator with another CCII -based modulator [15] and with a recently proposed electrochemical �L-modulator. Once a real circuit is manufactured, mismatch will affect the conversion gain, the center frequency, and the non-linearity of the oscillators. In case of gain mismatch, the signal power after the subtractor decreases and consequently the resolution, too. For instance, 5% gain mismatch reduces the resolution achieved under ideal conditions from 100 dB to 94 dB. Center frequency mismatch adds a dc-component to the output signal, which can be interpreted as a shift of the modulator input dynamic range. This problem can be solved by enlarging the input dynamic range and removing the dc-component digitally. In case of non-linearity mismatch, the even harmonics are not canceled completely.
VII. CONCLUSION
A current-mode CCO-based �L-modulator topology using a CCII-based curr ent-mode integrator and a CCO-based quantizer has been presented, modeled, and investigated . It is simple, robust, and suitable for low-voltage operation, especially in electrochemical Sensor Arrays. Although only one integrator is used, the presented modulator achieves 2nd order noise shaping. Thanks to its pseudo-differential structure and 1.5 bit feedback, it has a better perfonnance in presence of clock jitter, and the impact of oscillator non-linearity is low: At an oversampling ratio of 256, 3 oscillator phases, and at 1 % CCO non-linearity, the proposed �L-modulator achieves an SNDR of 102 dB.
